Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Minor spelling corrections. #27

Closed
wants to merge 1 commit into from
Closed

Minor spelling corrections. #27

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 3 additions & 3 deletions docs/ir-why-not.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,8 +23,8 @@ BinNavi REIL, Valgrind VEX
--------------------------

All these decompiler IRs are designed with CISC X86 architecture in
mind, and take for granted that single machine instructions is
converted to number of IR instructions. That alone makes them not
mind, and take for granted that a single machine instructions will be
converted to several IR instructions. That alone makes them not
human-friendly, but they also feature over-explicit, verbose syntax.

VEX is [used by angr](https://docs.angr.io/docs/ir.html). They also
Expand Down Expand Up @@ -124,7 +124,7 @@ Miasm IR

https://github.com/cea-sec/miasm

Miasm has [own IR](https://github.com/cea-sec/miasm#intermediate-representation).
Miasm has its [own IR](https://github.com/cea-sec/miasm#intermediate-representation).

References
----------
Expand Down