Formal Verification Engineer @ QBayLogic // Interested in Software Correctness, Formal Methods, Compilers and Language Design
-
QBayLogic
- Enschede, Netherlands
-
04:48
(UTC +01:00) - https://pieterbos.me/
- https://orcid.org/0009-0003-0240-3305
Highlights
- Pro
Pinned Loading
-
utwente-fmt/vercors
utwente-fmt/vercors PublicThe VerCors verification toolset for verifying parallel and concurrent software
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.