Skip to content
View pznikola's full-sized avatar

Block or report pznikola

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    C

  2. rocket-chip rocket-chip Public

    Forked from chipsalliance/rocket-chip

    Rocket Chip Generator

    Scala

  3. computer-engineering-resources computer-engineering-resources Public

    Forked from rajesh-s/computer-architecture-and-systems-resources

    A curated list of Computer Engineering resources

  4. fastvdma fastvdma Public

    Forked from antmicro/fastvdma

    Antmicro's fast, vendor-neutral DMA IP in Chisel

    Scala

  5. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog

  6. ethernet-wrapper ethernet-wrapper Public

    Chisel wrapper for Alex Forencich ethernet.

    Verilog