Skip to content

Issues: riscv-collab/riscv-openocd

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

69 Open 299 Closed
69 Open 299 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Invalided cache for breakpoints
#1113 opened Aug 14, 2024 by oferShinaar
5
How to program multiple cores using Openocd ?
#1110 opened Aug 7, 2024 by rtspk
3
There are cases when WPs disabled by disable_triggers() can not be re-enabled by enable_triggers().
#1108 opened Aug 5, 2024 by en-sc
2
read_memory_bus_v1 does not work properly for sizes greater than 4
#1107 opened Aug 3, 2024 by aap-sc
1
1
Unnecessary calls to select_dmi() Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1092 opened Jun 14, 2024 by en-sc
RISC-V v0.11: Writes to register x0 (zero) should not be cached. Good First Issue This label marks the first good issue for anyone willing to contribute to the project.
#1086 opened Jun 6, 2024 by en-sc
Investigate the semantics of step/resume operations in context of HW trigger state.
#1079 opened Jun 4, 2024 by aap-sc
Implement controls to adjust OpenOCD behavior during when it tries to detect which watch point was hit (riscv_hit_watchpoint)
#1076 opened May 30, 2024 by aap-sc
Cache information about abstract access availability on per-register basis
#1074 opened May 29, 2024 by JanMatCodasip
Using the info reg all command within gdb returns an remote failure reply 'E0E'
#1070 opened May 21, 2024 by Alan-19950616
10
Q extension support
#1068 opened May 7, 2024 by en-sc
3
Improve stability of riscv-tests for targets with low remotetimeout value
#1065 opened May 2, 2024 by aap-sc
5
Tracking RISC-V Debug Spec v0.11 testing
#1063 opened Apr 26, 2024 by en-sc
5
lt trigger is not always available
#1062 opened Apr 26, 2024 by en-sc
[riscv.cpu] Debug Module did not become active. dmcontrol=0x0
#1060 opened Apr 26, 2024 by l1onog
8
Incorrect "valid" read of menvcfg CSR from HiFive1 board
#1058 opened Apr 24, 2024 by TommyMurphyTM1234
7
Clean up/cull stale branches?
#1051 opened Apr 22, 2024 by TommyMurphyTM1234
Random/sporadic failures running test suite interactively against Spike
#1049 opened Apr 21, 2024 by TommyMurphyTM1234
45
Stop assuming dmi.address is not changed in riscv_decode_dmi_scan()
#1043 opened Apr 17, 2024 by en-sc
OpenOCD prints confusing status messages during resume command
#1032 opened Mar 21, 2024 by aap-sc
4
Rewrite read_memory_bus_v1() to not use low-level JTAG functions
#1026 opened Mar 4, 2024 by JanMatCodasip
Match Trigger (type2) tdata1.timing field may be too restricted
#1021 opened Feb 28, 2024 by Dolu1990
6
Check value of dtmcs.abits. Fix datatype for DMI address.
#1019 opened Feb 16, 2024 by JanMatCodasip
During scan openjocd assumes progbuf is available. This is OPTIONAL. Scan fails on this.
#1017 opened Feb 13, 2024 by InspireSemi
13
Minor issue: Different error message on removal of non-existent breakpoint
#1004 opened Jan 25, 2024 by MarekVCodasip
4
ProTip! Type g i on any issue or pull request to go back to the issue listing page.