Skip to content

Commit

Permalink
Generate board interface code in Makefiles.
Browse files Browse the repository at this point in the history
  * arduino-due/Makefile: generate hardware interface from SVD.
  * microbit/Makefile: likewise.
  * stm32f4/Makefile: likewise.
  * stm32f429i/Makefile: likewise.

  * arduino-due/atsam3x8e/*: regenerated.
  * microbit/nrf51/*: regenerated.
  * microbit/nrf51/nrf51-interrupts.adb: removed.
  * microbit/nrf51/nrf51-interrupts.ads: likewise.
  * stm32f4/stm32f40x/*: regenerated.
  * stm32f429i/stm32f429x/*: regenerated.

  * arduino-due/adainclude/startup-set_up_clock.adb: register type
      name changed.
  * microbit/adainclude/nrf51_clock.adb (Start): likewise.
  * microbit/build_runtime.gpr (Compiler): apply -gnatwU to
      nrf51_swi.ads (System was withed but not used).
  • Loading branch information
simonjwright committed Mar 13, 2020
1 parent bbea592 commit 1b130b8
Show file tree
Hide file tree
Showing 120 changed files with 37,945 additions and 36,431 deletions.
13 changes: 11 additions & 2 deletions arduino-due/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -16,13 +16,22 @@
# along with this program; see the file COPYING3. If not, see
# <http://www.gnu.org/licenses/>.

all:
SVD2ADA ?= ~/adacore/svd2ada

all: atsam3x8e
gprbuild -p -P build_runtime.gpr

atsam3x8e:
$(SVD2ADA)/svd2ada \
--output=atsam3x8e \
--no-vfa-on-types \
$(SVD2ADA)/CMSIS-SVD/ATMEL/ATSAM3X8E.svd

install: all
gprinstall -p -P build_runtime.gpr -f

clean:
gprclean -P build_runtime.gpr
-gprclean -P build_runtime.gpr
rm -rf atsam3x8e

.PHONY: all install clean
4 changes: 2 additions & 2 deletions arduino-due/adainclude/startup-set_up_clock.adb
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
-- Copyright (C) 2016 Free Software Foundation, Inc.
-- Copyright (C) 2016, 2020 Free Software Foundation, Inc.
--
-- This file is part of the Cortex GNAT RTS project. This file is
-- free software; you can redistribute it and/or modify it under
Expand Down Expand Up @@ -34,7 +34,7 @@ procedure Set_Up_Clock is
begin
-- Set Flash wait states (FWS) to 4 in both banks
declare
FMR : FMR_Register;
FMR : EFC0_FMR_Register;
begin
FMR := EFC0_Periph.FMR;
FMR.FWS := 4;
Expand Down
Loading

0 comments on commit 1b130b8

Please sign in to comment.