Skip to content

Commit

Permalink
[src] remove A ISA extension
Browse files Browse the repository at this point in the history
  • Loading branch information
stnolting committed Oct 3, 2024
1 parent 2f3a757 commit 623113c
Showing 1 changed file with 0 additions and 1 deletion.
1 change: 0 additions & 1 deletion src/neorv32_verilog_wrapper.vhd
Original file line number Diff line number Diff line change
Expand Up @@ -27,7 +27,6 @@ begin
CLOCK_FREQUENCY => 100_000_000, -- clock frequency of clk_i in Hz
INT_BOOTLOADER_EN => true, -- boot configuration: boot explicit bootloader
-- RISC-V CPU Extensions --
RISCV_ISA_A => true, -- implement atomic memory operations extension?
RISCV_ISA_C => true, -- implement compressed extension?
RISCV_ISA_M => true, -- implement mul/div extension?
RISCV_ISA_U => true, -- implement user mode extension?
Expand Down

0 comments on commit 623113c

Please sign in to comment.