Skip to content

Commit

Permalink
Mention B-ext support in README
Browse files Browse the repository at this point in the history
  • Loading branch information
jerryz123 committed Aug 12, 2024
1 parent 769257f commit 2ece93b
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
Shuttle: A Rocket-based Superscalar In-order RISC-V Core
========================================================

Shuttle is a Rocket-based superscalar in-order RISC-V core, supporting the base RV64IMAFDC instruction set with supervisor and user-mode.
Shuttle is a Rocket-based superscalar in-order RISC-V core, supporting the base RV64IMAFDCB instruction set with supervisor and user-mode.
Shuttle is a 6-stage core that can be configured to be dual, three, or quad-issue, although dual-issue is the most sensible design point.
Shuttle is *not* designed to meet any power, performance, or area targets.
It exists purely as a demonstrative example of another RISC-V CPU design point.
Expand Down

0 comments on commit 2ece93b

Please sign in to comment.