Skip to content
View ultraembedded's full-sized avatar
  • UK

Block or report ultraembedded

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. biriscv Public

    32-bit Superscalar RISC-V CPU

    Verilog 954 157

  2. riscv Public

    RISC-V CPU Core (RV32IM)

    Verilog 1.4k 248

  3. cores Public

    Various HDL (Verilog) IP Cores

    Verilog 747 218

  4. riscv_soc Public

    Basic RISC-V Test SoC

    Verilog 114 30

  5. FPGAmp Public

    720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 275 43

  6. exactstep Public

    Instruction set simulator for RISC-V, MIPS and ARM-v6m

    C++ 94 19

0 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

March 2025

ultraembedded has no activity yet for this period.
Loading

Seeing something unexpected? Take a look at the GitHub profile guide.