Synthetic 1.0

Release containing artifact for SC22 submission.

• Contains merge of main and cpu branches to support easier replication.
• Change to re-initialization between timing iterations.