Skip to content
This repository has been archived by the owner on Dec 19, 2020. It is now read-only.

Commit

Permalink
Whitespace fixes
Browse files Browse the repository at this point in the history
Remove trailing whitespaces. Many editors remove them automatically or
handle them differently. This makes working with the code much easier.
  • Loading branch information
wallento committed Jan 27, 2019
1 parent 091e09b commit 46f61f5
Show file tree
Hide file tree
Showing 52 changed files with 4,506 additions and 4,507 deletions.
272 changes: 136 additions & 136 deletions design/dbg/dbg.sv

Large diffs are not rendered by default.

68 changes: 34 additions & 34 deletions design/dec/cdecode
Original file line number Diff line number Diff line change
Expand Up @@ -116,7 +116,7 @@ c.swsp = [110...........10]
c.xor = [100011...01...01]


.input
.input
rv32c = {
i[15]
i[14]
Expand Down Expand Up @@ -159,38 +159,38 @@ rv32c = {
uimm5_0
uswimm6_2
uswspimm7_2
o[31]
o[30]
o[29]
o[28]
o[27]
o[26]
o[25]
o[24]
o[23]
o[22]
o[21]
o[20]
o[19]
o[18]
o[17]
o[16]
o[15]
o[14]
o[13]
o[12]
o[11]
o[10]
o[9]
o[8]
o[7]
o[6]
o[5]
o[4]
o[3]
o[2]
o[1]
o[0]
o[31]
o[30]
o[29]
o[28]
o[27]
o[26]
o[25]
o[24]
o[23]
o[22]
o[21]
o[20]
o[19]
o[18]
o[17]
o[16]
o[15]
o[14]
o[13]
o[12]
o[11]
o[10]
o[9]
o[8]
o[7]
o[6]
o[5]
o[4]
o[3]
o[2]
o[1]
o[0]
}

# assign rs2d[4:0] = i[6:2];
Expand All @@ -199,7 +199,7 @@ rv32c = {
#
# assign rdpd[4:0] = {2'b01, i[9:7]};
#
# assign rs2pd[4:0] = {2'b01, i[4:2]};
# assign rs2pd[4:0] = {2'b01, i[4:2]};

.decode

Expand Down
48 changes: 24 additions & 24 deletions design/dec/csrdecode
Original file line number Diff line number Diff line change
Expand Up @@ -67,7 +67,7 @@ csr_perfvg = [001100100111]
csr_perfvh = [001100101...]
csr_perfvi = [00110011....]

.input
.input

csr = {
dec_csr_rdaddr_d[11]
Expand All @@ -87,23 +87,23 @@ csr = {
.output

csr = {
csr_misa
csr_mvendorid
csr_marchid
csr_mimpid
csr_mhartid
csr_mstatus
csr_mtvec
csr_mip
csr_mie
csr_mcyclel
csr_mcycleh
csr_minstretl
csr_minstreth
csr_mscratch
csr_mepc
csr_mcause
csr_mtval
csr_misa
csr_mvendorid
csr_marchid
csr_mimpid
csr_mhartid
csr_mstatus
csr_mtvec
csr_mip
csr_mie
csr_mcyclel
csr_mcycleh
csr_minstretl
csr_minstreth
csr_mscratch
csr_mepc
csr_mcause
csr_mtval
csr_mrac
csr_dmst
csr_mdeau
Expand All @@ -120,8 +120,8 @@ csr = {
csr_mcpc
csr_mfdc
csr_dpc
csr_mtsel
csr_mtdata1
csr_mtsel
csr_mtdata1
csr_mtdata2
csr_mhpmc3
csr_mhpmc4
Expand Down Expand Up @@ -211,10 +211,10 @@ csr[ csr_mhpme6 ] = { csr_mhpme6 }
csr[ csr_micect ] = { csr_micect }
csr[ csr_miccmect ] = { csr_miccmect }
csr[ csr_mdccmect ] = { csr_mdccmect }
csr[ csr_dicawics ] = { csr_dicawics }
csr[ csr_dicad0 ] = { csr_dicad0 }
csr[ csr_dicad1 ] = { csr_dicad1 }
csr[ csr_dicago ] = { csr_dicago }
csr[ csr_dicawics ] = { csr_dicawics }
csr[ csr_dicad0 ] = { csr_dicad0 }
csr[ csr_dicad1 ] = { csr_dicad1 }
csr[ csr_dicago ] = { csr_dicago }

csr[ csr_perfva ] = { valid_only }
csr[ csr_perfvb ] = { valid_only }
Expand Down
Loading

0 comments on commit 46f61f5

Please sign in to comment.