This is a SystemVerilog realization of RISC-V processor project. This part of code work as a single cycle processor. Read doc/report.pdf to get more details. Go to https://github.com/FireMaxX/RISC-V-PipeLine/ to see the final version of this processor, which works in pipeline
-
Notifications
You must be signed in to change notification settings - Fork 0
yifax/RISC-V-SingleCycle
About
SystemVerilog realization of RISC-V processor of Single Cycle idea
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published