Skip to content

Commit

Permalink
update cv
Browse files Browse the repository at this point in the history
  • Loading branch information
yxd97 committed Oct 17, 2024
1 parent 8b8d97e commit b9b8210
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions _data/data.yml
Original file line number Diff line number Diff line change
Expand Up @@ -31,7 +31,7 @@ sidebar:
mastodon: # Please include your full Mastodon link here.
hackerrank: # Please provide your HackerRank username.
leetcode: # Please provide your LeetCode username.
pdf: assets/CV2024Oct16.pdf # Add a PDF link here if you want to include a PDF custom version in your resume.
pdf: assets/cv.pdf # Add a PDF link here if you want to include a PDF custom version in your resume.

# languages:
# title: Languages
Expand Down Expand Up @@ -172,7 +172,7 @@ skills:
title: Skills

toolset:
- name: Verilog HDL
- name: Verilog/System Verilog
level: 95%
- name: Vitis HLS
level: 95%
Expand Down
Binary file renamed assets/CV2024Oct16.pdf → assets/cv.pdf
Binary file not shown.

0 comments on commit b9b8210

Please sign in to comment.