Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

NXP S32 introduce support PSI5 #451

Draft
wants to merge 4 commits into
base: master
Choose a base branch
from

Commits on Oct 15, 2024

  1. s32: drivers: s32ze: add PSI5 baremetal driver

    This is the PSI5 baremetal driver for s32ze
    
    Signed-off-by: Cong Nguyen Huu <[email protected]>
    congnguyenhuu committed Oct 15, 2024
    Configuration menu
    Copy the full SHA
    974d296 View commit details
    Browse the repository at this point in the history
  2. s32: drivers: s32ze: psi5: patch for nocache section

    Use zephyr .nocache section for non-cacheable variables.
    
    Signed-off-by: Cong Nguyen Huu <[email protected]>
    congnguyenhuu committed Oct 15, 2024
    Configuration menu
    Copy the full SHA
    650d60c View commit details
    Browse the repository at this point in the history
  3. s32: soc: s32z2: add PSI5 soc specific code

    Code autogenerated with S32 Design Studio for s32ze
    
    Signed-off-by: Cong Nguyen Huu <[email protected]>
    congnguyenhuu committed Oct 15, 2024
    Configuration menu
    Copy the full SHA
    1d82c38 View commit details
    Browse the repository at this point in the history
  4. s32: s32ze: patch PSI5 for integration with zephyr

    Remove 'u' suffix from macros that used with LISTIFY
    in shim-driver
    
    Signed-off-by: Cong Nguyen Huu <[email protected]>
    congnguyenhuu committed Oct 15, 2024
    Configuration menu
    Copy the full SHA
    5d78c8e View commit details
    Browse the repository at this point in the history