Skip to content
/ Ranger Public
forked from GProCPU/Saratoga

The GPro 3 (Ranger) is planned to be a 5-stage pipeline RV32IM processor.

License

Notifications You must be signed in to change notification settings

GProCPU/Ranger

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

30 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

GPro 3 (Ranger) RISC-V CPU

Status

The GPro 3 (Ranger) is the third generation of RISC-V processors designed by Gerber Prototyping. Ranger is planned to add a 5-stage pipeline to previous generations. This processor planned for the future.

Features

  • RV32IM instruction set
  • Modified-Harvard architecture
  • 4k instruction and data caches
  • Machine-mode and User-mode
  • 5-stage pipeline
    • data forwarding
    • speculative execution
    • Low-overhead exception handling

Pipeline

The pipeline design can be found in docs/Pipeline.md.

About

The GPro 3 (Ranger) is planned to be a 5-stage pipeline RV32IM processor.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 70.2%
  • Assembly 9.3%
  • Tcl 5.7%
  • Python 4.8%
  • Shell 4.4%
  • C 4.4%
  • Other 1.2%