Bump Chisel 6.6.0

OpenXiangShan · Nov 27, 2024 · e5741b6 · e5741b6
1 parent f841e5d
commit e5741b6
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/README.md b/README.md
@@ -50,7 +50,7 @@ through a `json` file.
 ## Example Chisel Usage: Connecting Your Own Design with DiffTest
 
 We are supporting Chisel 3.6.1 (the last version supporting Scala FIRRTL Compiler)
-as well as 6.5.0 (the latest stable version supporting MLIR FIRRTL Compiler).
+as well as 6.6.0 (the latest stable version supporting MLIR FIRRTL Compiler).
 
 Here are the detail instructions on integrating DiffTest to your own project.
 

diff --git a/build.sc b/build.sc
@@ -23,7 +23,7 @@ object ivys {
   val scala = "2.13.14"
   val chiselCrossVersions = Map(
     "chisel3" -> (ivy"edu.berkeley.cs::chisel3:3.6.1", ivy"edu.berkeley.cs:::chisel3-plugin:3.6.1"),
-    "chisel" -> (ivy"org.chipsalliance::chisel:6.5.0", ivy"org.chipsalliance:::chisel-plugin:6.5.0"),
+    "chisel" -> (ivy"org.chipsalliance::chisel:6.6.0", ivy"org.chipsalliance:::chisel-plugin:6.6.0"),
   )
 }