Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

(CI for #1201) TCL: ad_hpmx_interconnect #1416

Closed
wants to merge 3 commits into from
Closed

Conversation

gastmaier
Copy link
Contributor

@gastmaier gastmaier commented Aug 19, 2024

PR Description

Trigger CI for #1201
Added fixes to the o.g. PR and updated affected projects (those touching "ad_cpu_interconnect" IP core directly)

Some custom projects might rely on other PS AXI master interfaces, rework ad_cpu_interconnect to allow users to specify other interfaces.

For now, I was only able to test this on a zynqmp project, and don't have the full list of interfaces for other platforms, but I'm happy to update the PR.

This PR should run on all projects. Already rebased on main.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

@gastmaier
Copy link
Contributor Author

This should be run on all projects to ensure no project is broken by it

@bia1708
Copy link
Collaborator

bia1708 commented Aug 29, 2024

RetriggerCI

AndreiGrozav
AndreiGrozav previously approved these changes Sep 3, 2024
liambeguin and others added 3 commits September 4, 2024 14:41
Rework ad_cpu_interconnect to support other master axi interfaces.
Add create_bd_addr_seg logs.

Signed-off-by: Liam Beguin <[email protected]>
The variable sys_zynq is a global var.
Line breaks matter in TCL.

Signed-off-by: Jorge Marques <[email protected]>
With the rework of ad_cpu_interconnect to allow other PS AXI manager
ports, the interconnect IP name now reflects the AXI manager port name.
Rename axi_cpu_interconnect in projects to match the PS AXI manager port
name.

Signed-off-by: Jorge Marques <[email protected]>
@gastmaier
Copy link
Contributor Author

Merging original PR #1201 .

@gastmaier gastmaier closed this Sep 4, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants