Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Development for the AD35xxR #1472

Draft
wants to merge 7 commits into
base: main
Choose a base branch
from
Draft

Development for the AD35xxR #1472

wants to merge 7 commits into from

Conversation

caosjr
Copy link
Contributor

@caosjr caosjr commented Sep 26, 2024

PR Description

Developed a single IP for the AD3552R, AD3551R, AD3542R, and AD3541R parts.
This new IP has support for Single SPI (Classic), Dual SPI, and Quad SPI. It supports
changing the SPI mode during execution by setting the multi_io_mode field.

It was tested the interface file with some modifications on the tb.

Created a documentation for this new IP, and the regmap modification on the axi_ad35xxr.

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

It is supporting dual SPI for the ad3542r

Signed-off-by: <[email protected]>
It is supporting Single SPI (Classic),  Dual SPI, and Quad SPI mode
on the same bitstream.

Changed the regmap, the reg DAC_CUSTOM_CTRL needs to assert the
MULTI_IO_MODE field to choose the SPI mode.

Increased the frequency of the sclk from 16.5Mhz to 66Mhz.

Changed the AD3552r documentation to show the architecture changes.

Signed-off-by: <[email protected]>
some changes on the doc of the AD3552r

Signed-off-by: <[email protected]>
some changes on the doc of the AD3552r

Signed-off-by: <[email protected]>
Changed some parts of the documentation.
Inserted EVAL-AD3552R documentation with some more info

Signed-off-by: <[email protected]>
@sarpadi
Copy link
Contributor

sarpadi commented Oct 3, 2024

The axi_ad35xx AXI Stream input interface is not defined

Removed axi libraries because they were substitute by
axi_ad35xxr

Removed evaluation board projects because they were
substituted by ad35xxr_evb

Signed-off-by: <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants