Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

test_harness_system_bd: Fix axi_cpu_interconnect bug for MI >= 16 #47

Closed
wants to merge 1 commit into from
Closed

test_harness_system_bd: Fix axi_cpu_interconnect bug for MI >= 16 #47

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
17 changes: 15 additions & 2 deletions common/test_harness/test_harness_system_bd.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -153,8 +153,21 @@ ad_cpu_interconnect 0x41200000 axi_intc
ad_mem_hp0_interconnect sys_mem_clk ddr_axi_vip/S_AXI

# connect mng_vip to ddr_vip
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells axi_cpu_interconnect]
ad_connect axi_cpu_interconnect/M01_AXI /axi_mem_interconnect/S00_AXI
ad_ip_instance smartconnect interconnect [list \
NUM_MI 2 \
NUM_SI 1 \
NUM_CLKS 2 \
]

delete_bd_objs [get_bd_intf_nets mng_axi_vip_M_AXI]

ad_connect sys_cpu_clk interconnect/aclk
ad_connect sys_mem_clk interconnect/aclk1
ad_connect sys_cpu_resetn interconnect/aresetn

ad_connect mng_axi_vip/M_AXI interconnect/S00_AXI
ad_connect interconnect/M00_AXI axi_cpu_interconnect/S00_AXI
ad_connect interconnect/M01_AXI axi_mem_interconnect/S00_AXI

global sys_mem_clk_index
incr sys_mem_clk_index
Expand Down