Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

[WIP] Wishbone config #1

Open
wants to merge 2 commits into
base: master
Choose a base branch
from
Open

[WIP] Wishbone config #1

wants to merge 2 commits into from

Conversation

kabrodzki
Copy link

With the help of @piotr-binkowski I managed to configure the fastvdma to use the Wishbone bus.
What still we can change is the type of the reader and writer frontends - do we want to use the WishboneClassic* or do we want WishboneClassicPipelined*.

@kabrodzki kabrodzki self-assigned this Apr 27, 2020
@kabrodzki kabrodzki changed the title Wishbone config [WIP] Wishbone config Apr 27, 2020
@piotr-binkowski
Copy link

I think that you should use WishboneClassic* interfaces as that is what LiteX seems to use internally. btw. You might want to check mixed configuration ie. CSRs accessed via Wishbone but LiteDRAM accessed via AXI (reader, writer or both) as that should offer significantly better performance.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@katarzynakunio katarzynakunio Awaiting requested review from katarzynakunio

@piotr-binkowski piotr-binkowski Awaiting requested review from piotr-binkowski

Assignees

@kabrodzki kabrodzki

Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kabrodzki @piotr-binkowski