-
Notifications
You must be signed in to change notification settings - Fork 1
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
RISCy sim
functions
#692
base: staging
Are you sure you want to change the base?
RISCy sim
functions
#692
Conversation
98ee602
to
6fb0f86
Compare
@@ -26,11 +28,34 @@ import Bittide.ProcessingElement | |||
import Bittide.Wishbone | |||
import Protocols.Idle | |||
|
|||
-- Simulation imports |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Maybe it's super overkill, but this sounds like LANGUAGE CPP
could be nice for conditional imports and also later down in the file for the memory contents?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I added two flags, one to include the binaries in the compilation named cpu-include-binaries
, and sim-baud-rate
that sets the baud rate to the maximum allowed by the domain for faster simulation.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I know I'm on holiday 👀, but couldn't we use clashSimulation
for this? CPP is somewhat terrible in the sense that it's very hard to keep all combinations of CPP compiling / testable.
`cpu-include-binaries` includes the corresponding riscv binary(if there is one) in the compilation process. This way we don't need to program the cpu over JTAG. `sim-baud-rate` sets the baud rate of the uart component to the maximum value allowed by its clock domain. This makes for faster simulation of softcore CPUs
6fb0f86
to
217b405
Compare
217b405
to
36554f8
Compare
Debug some designs with a risc processor more easily by simulating it in your terminal