fix file

calyxir · Nov 3, 2024 · 67cb2d8 · 67cb2d8
1 parent a753450
commit 67cb2d8
Showing 1 changed file with 53 additions and 2 deletions.
diff --git a/yxi/tests/axi/read-compute-write/seq-mem-vec-add-verilog.expect b/yxi/tests/axi/read-compute-write/seq-mem-vec-add-verilog.expect
@@ -1,2 +1,53 @@
----CODE---
-1
+{
+  "A0": {
+    "data": [
+      1,
+      3,
+      7,
+      15,
+      31,
+      63,
+      127,
+      255
+    ],
+    "format": {
+      "numeric_type": "bitnum",
+      "is_signed": false,
+      "width": 32
+    }
+  },
+  "B0": {
+    "data": [
+      1,
+      1,
+      1,
+      1,
+      1,
+      1,
+      1,
+      1
+    ],
+    "format": {
+      "numeric_type": "bitnum",
+      "is_signed": false,
+      "width": 32
+    }
+  },
+  "Sum0": {
+    "data": [
+      2,
+      4,
+      8,
+      16,
+      32,
+      64,
+      128,
+      256
+    ],
+    "format": {
+      "numeric_type": "bitnum",
+      "is_signed": false,
+      "width": 32
+    }
+  }
+}