Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Executor #62

Merged
merged 48 commits into from
Sep 26, 2023
Merged

Executor #62

merged 48 commits into from
Sep 26, 2023

Conversation

JPietrzykTUD
Copy link
Collaborator

No description provided.

JPietrzykTUD added 30 commits July 4, 2023 12:53
@JPietrzykTUD
added som primitive implementations for fpga
4d5a538
@JPietrzykTUD
added lzc_scalar and fixed error in inverse
f8a80a2
@JPietrzykTUD
Added include <bit> if cxx20 is active
e995aea
@JPietrzykTUD
Refactored lzc
ef4a177
@JPietrzykTUD
Fixed bugs in scalar lzc
e156184
@JPietrzykTUD
fixed missing variable declaration
4134cfe
@JPietrzykTUD
Added some primitives
57b44df
@JPietrzykTUD
Added Conflict detection for fpga
935a9bc
@JPietrzykTUD
Renamed namespace to avoid name clash
810d112
@JPietrzykTUD
Added example to conflictReduceImpl
b6504d8
@JPietrzykTUD
added ivdep to fpga load store
af1d281
@JPietrzykTUD
Revert "added ivdep to fpga load store"
cb0e2ec 
This reverts commit af1d281.
@JPietrzykTUD
moved clz_recursive to ns details
3be6c91
@JPietrzykTUD
fixed modulo for fpga
d6b9087
@JPietrzykTUD
changed implementation of modulo for fpga
a1bf79d
@JPietrzykTUD
removed assumed_aligned from fpga load
42a0e5d
@JPietrzykTUD
Added first steps into TSL-runtime
2490cb1
@JPietrzykTUD
Changed CPU Runtime for Intel
18a1512
@JPietrzykTUD
Added default executor for oneapi FPGA
efd9eb6
@JPietrzykTUD
Extended FPGA copy
2ef4d1b
@JPietrzykTUD
Added helper function to cope with oneApi refactored typedefs
d496b8a
@JPietrzykTUD
Changed the type helper for multi_ptr
58348e8
@JPietrzykTUD
FIxed bug in FPGA-runtime copy
fee6e85
@JPietrzykTUD
added helper type
f395958
@JPietrzykTUD
Fixed a bug
4051f66
@JPietrzykTUD
Added fpga_loop_fuse to fpga executor
1ef0bcf
@JPietrzykTUD
Fixed hadd for BIG simd-registers
f7c75a6
@JPietrzykTUD
Fixed typo
6d523b0
@JPietrzykTUD
Changed terminate -> exception
7602366 
Instead of terminating (if a simd size is not supported), we throw an exception.
@JPietrzykTUD
Added loop fuse capability
2133702
@JPietrzykTUD JPietrzykTUD marked this pull request as draft September 14, 2023 14:18
@JPietrzykTUD
Changed tsl_implementation_namespace
42fa554 
- Added tsl_implementation_namespace to config
- Renamed tsl_implementation_name to implementation_namespace in tsl_generator_schema.yaml
@JPietrzykTUD
Changed declaration template to use SFINAE
25a7319
@JPietrzykTUD
Added Dependencygraph, added zero-copy versions for impl functions
1491b82
@JPietrzykTUD
Added helper classes to better support SFINAE
a7ef1de
@JPietrzykTUD
Corrected spelling
8dcae4f
@JPietrzykTUD
Corrected lscpu_flag for sse4.1
b253399
@JPietrzykTUD
Changed test to avoid cyclic dependency
1fbd6b1
@JPietrzykTUD
Fixed DependencyGraph + include order
eae03e6
@JPietrzykTUD
Fixed sfinae
012821a
@JPietrzykTUD
python3.8 compatibility
3ebb419 
Changed NodeType = PrimitiveClassNode| PrimitiveNode | PrimitiveTestNode
to NodeType = Union[PrimitiveClassNode, PrimitiveNode, PrimitiveTestNode]
@JPietrzykTUD
Added to_mask definition for avx (without avx2)
528d56e
@JPietrzykTUD
Fixed to mask
c946cf9
@JPietrzykTUD
Fixed architecture flags dict
1faaba0
@JPietrzykTUD
Still fixing to_mask usage (load_mask)
ed8e301
@JPietrzykTUD
Fixed tests
77dfe7e
@JPietrzykTUD JPietrzykTUD marked this pull request as ready for review September 26, 2023 11:14
@JPietrzykTUD JPietrzykTUD merged commit eb08408 into main Sep 26, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@alexKrauseTUD alexKrauseTUD Awaiting requested review from alexKrauseTUD

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@JPietrzykTUD