-
Notifications
You must be signed in to change notification settings - Fork 62
Pull requests: intel/intel-xpu-backend-for-triton
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Store transpose attribute in Subgroup2DBlockIO layouts
#4549
opened Jun 20, 2025 by
alexbaden
Loading…
[BACKEND] Optimize the lowering of tt.load with masks
#4539
opened Jun 19, 2025 by
chengjunlu
Loading…
[optimize-dot-operands]: Fuse load and trans operations - part 3
#4537
opened Jun 18, 2025 by
etiotto
Loading…
[FlashAttention] Sync from upstream tensor desc implementation (part 3)
#4520
opened Jun 17, 2025 by
whitneywhtsang
•
Draft
Use the Subgroup 2D Block Encoding in LoadStoreOpToLLVM
#4500
opened Jun 13, 2025 by
alexbaden
Loading…
Clean up Intel specific code in the common TritonGPU dialect source file.
upstream: triton
#4469
opened Jun 10, 2025 by
chengjunlu
Loading…
Convert block ptr type layouts to
Subgroup2DBlockEncoding
layouts
#4463
opened Jun 9, 2025 by
alexbaden
Loading…
Do not use extractvalue if the inserted value is directly reachable
#4212
opened May 15, 2025 by
AndreyPavlenko
•
Draft
Use inline VISA to optimize horizontal batched subgroup reduce
#4171
opened May 12, 2025 by
chengjunlu
•
Draft
Add functional test for 2D block lowering of tensor pointers.
#3876
opened Apr 9, 2025 by
chengjunlu
•
Draft
[SGLANG] [Benchmarks] Initial integration of sglang kernels to benchmarks
dependencies: igc
#3796
opened Mar 31, 2025 by
LiyangLingIntel
Loading…
[SGLANG] add sglang block fp8 gemm kernels into benchmark
#3645
opened Mar 12, 2025 by
airMeng
Loading…
5 of 7 tasks
[Performance] Add the support of tensor of pointer in the prefetching and loop pipelining
#3634
opened Mar 10, 2025 by
chengjunlu
•
Draft
ProTip!
Add no:assignee to see everything that’s not assigned.