Skip to content
Verible linter example

Rename verilog-compiler.vhdl to verilog-compiler.yml #4

Sign in to view logs

Rename verilog-compiler.vhdl to verilog-compiler.yml

Rename verilog-compiler.vhdl to verilog-compiler.yml #4

Triggered via pull request October 26, 2023 09:23
@jon011235jon011235
synchronize #9
correcting-stupid-error
Status Success
Total duration 1m 10s
Artifacts 1

verilog-linter.yml

on: pull_request
lint
1m 0s
lint
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
verible-linter Expired
0 Bytes