Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

codal_port/ticks_cpu: Check CoreDebug DEMCR trace enable bit. #199

Merged
merged 1 commit into from
Apr 22, 2024
Merged

codal_port/ticks_cpu: Check CoreDebug DEMCR trace enable bit. #199

merged 1 commit into from
Apr 22, 2024

Commits on Apr 16, 2024

  1. codal_port/ticks_cpu: Check CoreDebug DEMCR trace enable bit. 

    The DAPLink controlled reset button performs a target reset via
SWD, and the CoreDebug trace enable  bit seems to be cleared
while the DWT->CTRL cycle count enable bit is not.

#179 (comment)
    @microbit-carlos
    microbit-carlos committed Apr 16, 2024
    Configuration menu
    Copy the full SHA
    90b9b7d View commit details
    Browse the repository at this point in the history