Skip to content

Commit

Permalink
add ena
Browse files Browse the repository at this point in the history
  • Loading branch information
@mthudaaa
mthudaaa committed Nov 2, 2024
1 parent 005fa2a commit 3f6878b
Show file tree
Hide file tree
Showing 9 changed files with 1,431 additions and 158 deletions.
1,233 changes: 1,233 additions & 0 deletions mag/sky130_fd_pr__cap_mim_m3_1_DURRY3.mag
View file

Large diffs are not rendered by default.

108 changes: 55 additions & 53 deletions xschem/10b_adc.sch
View file
Original file line number Diff line number Diff line change
Expand Up @@ -5,56 +5,58 @@ K {}
V {}
S {}
E {}
C {th_sw.sym} 430 -410 0 0 {name=x2}
C {sar.sym} 870 -220 0 0 {name=x4}
C {devices/lab_wire.sym} 280 -460 0 0 {name=p1 sig_type=std_logic lab=VDDA}
C {devices/lab_wire.sym} 280 -280 0 0 {name=p2 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 720 -460 0 0 {name=p3 sig_type=std_logic lab=VDDA}
C {devices/lab_wire.sym} 720 -380 0 0 {name=p4 sig_type=std_logic lab=VSSA}
C {devices/lab_wire.sym} 280 -180 0 0 {name=p5 sig_type=std_logic lab=VSSR}
C {devices/lab_wire.sym} 280 -360 0 0 {name=p6 sig_type=std_logic lab=VSSA}
C {devices/lab_wire.sym} 720 -280 0 0 {name=p7 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 720 -180 0 0 {name=p8 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 280 -420 0 0 {name=p9 sig_type=std_logic lab=CLKS}
C {devices/lab_wire.sym} 280 -440 0 0 {name=p10 sig_type=std_logic lab=CLKSB}
C {devices/lab_wire.sym} 1020 -280 0 1 {name=p11 sig_type=std_logic lab=CLKS}
C {devices/lab_wire.sym} 1020 -260 0 1 {name=p12 sig_type=std_logic lab=CLKSB}
C {devices/lab_wire.sym} 720 -200 0 0 {name=p15 sig_type=std_logic lab=COMP_N}
C {devices/lab_wire.sym} 720 -240 0 0 {name=p17 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 580 -460 0 1 {name=p18 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 580 -440 0 1 {name=p19 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 580 -280 0 1 {name=p20 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 580 -260 0 1 {name=p21 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 720 -420 0 0 {name=p22 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 720 -400 0 0 {name=p23 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 720 -440 0 0 {name=p25 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 280 -200 0 0 {name=p26 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 280 -400 0 0 {name=p27 sig_type=std_logic lab=VIP}
C {devices/lab_wire.sym} 280 -380 0 0 {name=p28 sig_type=std_logic lab=VIN}
C {devices/lab_wire.sym} 280 -260 0 0 {name=p29 sig_type=std_logic lab=CF[0:9]}
C {devices/lab_wire.sym} 280 -240 0 0 {name=p30 sig_type=std_logic lab=SWP[0:9]}
C {devices/lab_wire.sym} 280 -220 0 0 {name=p31 sig_type=std_logic lab=SWN[0:9]}
C {devices/lab_wire.sym} 1020 -240 0 1 {name=p32 sig_type=std_logic lab=CF[0:9]}
C {devices/lab_wire.sym} 1020 -220 0 1 {name=p33 sig_type=std_logic lab=SWP[0:9]}
C {devices/lab_wire.sym} 1020 -200 0 1 {name=p34 sig_type=std_logic lab=SWN[0:9]}
C {devices/lab_wire.sym} 1020 -160 0 1 {name=p35 sig_type=std_logic lab=CKO}
C {devices/lab_wire.sym} 1020 -180 0 1 {name=p36 sig_type=std_logic lab=DOUT[0:9]}
C {devices/ipin.sym} 80 -500 0 0 {name=p37 sig_type=std_logic lab=VDDA}
C {devices/ipin.sym} 80 -480 0 0 {name=p38 sig_type=std_logic lab=VDDD}
C {devices/ipin.sym} 80 -460 0 0 {name=p39 sig_type=std_logic lab=VCM}
C {devices/ipin.sym} 80 -420 0 0 {name=p40 sig_type=std_logic lab=CLK}
C {devices/ipin.sym} 80 -400 0 0 {name=p41 sig_type=std_logic lab=VIP}
C {devices/ipin.sym} 80 -380 0 0 {name=p42 sig_type=std_logic lab=VIN}
C {devices/ipin.sym} 80 -340 0 0 {name=p43 sig_type=std_logic lab=VSSA}
C {devices/ipin.sym} 80 -320 0 0 {name=p44 sig_type=std_logic lab=VSSD}
C {devices/opin.sym} 60 -240 0 0 {name=p45 sig_type=std_logic lab=DOUT[0:9]}
C {devices/opin.sym} 60 -220 0 0 {name=p46 sig_type=std_logic lab=CKO}
C {cdac_10b.sym} 430 -230 0 0 {name=x1}
C {tdc.sym} 870 -420 0 0 {name=x3}
C {devices/ipin.sym} 80 -360 0 0 {name=p14 sig_type=std_logic lab=VSSR}
C {devices/ipin.sym} 80 -520 0 0 {name=p16 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 720 -220 0 0 {name=p24 sig_type=std_logic lab=COMP_P}
C {devices/lab_wire.sym} 1020 -460 0 1 {name=p13 sig_type=std_logic lab=COMP_P}
C {devices/lab_wire.sym} 1020 -440 0 1 {name=p48 sig_type=std_logic lab=COMP_N}
C {devices/lab_wire.sym} 720 -260 0 0 {name=p47 sig_type=std_logic lab=EN}
C {devices/ipin.sym} 80 -440 0 0 {name=p49 sig_type=std_logic lab=EN}
C {th_sw.sym} 450 -280 0 0 {name=x2}
C {sar.sym} 890 -90 0 0 {name=x4}
C {devices/lab_wire.sym} 300 -330 0 0 {name=p1 sig_type=std_logic lab=VDDA}
C {devices/lab_wire.sym} 300 -150 0 0 {name=p2 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 740 -330 0 0 {name=p3 sig_type=std_logic lab=VDDA}
C {devices/lab_wire.sym} 740 -250 0 0 {name=p4 sig_type=std_logic lab=VSSA}
C {devices/lab_wire.sym} 300 -50 0 0 {name=p5 sig_type=std_logic lab=VSSR}
C {devices/lab_wire.sym} 300 -230 0 0 {name=p6 sig_type=std_logic lab=VSSA}
C {devices/lab_wire.sym} 740 -150 0 0 {name=p7 sig_type=std_logic lab=VDDD}
C {devices/lab_wire.sym} 740 -50 0 0 {name=p8 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 300 -290 0 0 {name=p9 sig_type=std_logic lab=CLKS}
C {devices/lab_wire.sym} 300 -310 0 0 {name=p10 sig_type=std_logic lab=CLKSB}
C {devices/lab_wire.sym} 1040 -150 0 1 {name=p11 sig_type=std_logic lab=CLKS}
C {devices/lab_wire.sym} 1040 -130 0 1 {name=p12 sig_type=std_logic lab=CLKSB}
C {devices/lab_wire.sym} 740 -70 0 0 {name=p15 sig_type=std_logic lab=COMP_N}
C {devices/lab_wire.sym} 740 -110 0 0 {name=p17 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 600 -330 0 1 {name=p18 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 600 -310 0 1 {name=p19 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 600 -150 0 1 {name=p20 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 600 -130 0 1 {name=p21 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 740 -290 0 0 {name=p22 sig_type=std_logic lab=VCP}
C {devices/lab_wire.sym} 740 -270 0 0 {name=p23 sig_type=std_logic lab=VCN}
C {devices/lab_wire.sym} 740 -310 0 0 {name=p25 sig_type=std_logic lab=CLK}
C {devices/lab_wire.sym} 300 -70 0 0 {name=p26 sig_type=std_logic lab=VCM}
C {devices/lab_wire.sym} 300 -270 0 0 {name=p27 sig_type=std_logic lab=VIP}
C {devices/lab_wire.sym} 300 -250 0 0 {name=p28 sig_type=std_logic lab=VIN}
C {devices/lab_wire.sym} 300 -130 0 0 {name=p29 sig_type=std_logic lab=CF[0:9]}
C {devices/lab_wire.sym} 300 -110 0 0 {name=p30 sig_type=std_logic lab=SWP[0:9]}
C {devices/lab_wire.sym} 300 -90 0 0 {name=p31 sig_type=std_logic lab=SWN[0:9]}
C {devices/lab_wire.sym} 1040 -110 0 1 {name=p32 sig_type=std_logic lab=CF[0:9]}
C {devices/lab_wire.sym} 1040 -90 0 1 {name=p33 sig_type=std_logic lab=SWP[0:9]}
C {devices/lab_wire.sym} 1040 -70 0 1 {name=p34 sig_type=std_logic lab=SWN[0:9]}
C {devices/lab_wire.sym} 1040 -30 0 1 {name=p35 sig_type=std_logic lab=CKO}
C {devices/lab_wire.sym} 1040 -50 0 1 {name=p36 sig_type=std_logic lab=DOUT[0:9]}
C {devices/ipin.sym} 100 -310 0 0 {name=p37 sig_type=std_logic lab=VDDA}
C {devices/ipin.sym} 100 -290 0 0 {name=p38 sig_type=std_logic lab=VDDD}
C {devices/ipin.sym} 100 -270 0 0 {name=p39 sig_type=std_logic lab=VCM}
C {devices/ipin.sym} 100 -230 0 0 {name=p40 sig_type=std_logic lab=CLK}
C {devices/ipin.sym} 100 -210 0 0 {name=p41 sig_type=std_logic lab=VIP}
C {devices/ipin.sym} 100 -190 0 0 {name=p42 sig_type=std_logic lab=VIN}
C {devices/ipin.sym} 100 -150 0 0 {name=p43 sig_type=std_logic lab=VSSA}
C {devices/ipin.sym} 100 -130 0 0 {name=p44 sig_type=std_logic lab=VSSD}
C {devices/opin.sym} 80 -100 0 0 {name=p45 sig_type=std_logic lab=DOUT[0:9]}
C {devices/opin.sym} 80 -80 0 0 {name=p46 sig_type=std_logic lab=CKO}
C {cdac_10b.sym} 450 -100 0 0 {name=x1}
C {tdc.sym} 890 -290 0 0 {name=x3}
C {devices/ipin.sym} 100 -170 0 0 {name=p14 sig_type=std_logic lab=VSSR}
C {devices/ipin.sym} 100 -330 0 0 {name=p16 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 740 -90 0 0 {name=p24 sig_type=std_logic lab=COMP_P}
C {devices/lab_wire.sym} 1040 -330 0 1 {name=p13 sig_type=std_logic lab=COMP_P}
C {devices/lab_wire.sym} 1040 -310 0 1 {name=p48 sig_type=std_logic lab=COMP_N}
C {devices/lab_wire.sym} 740 -130 0 0 {name=p47 sig_type=std_logic lab=EN}
C {devices/ipin.sym} 100 -250 0 0 {name=p49 sig_type=std_logic lab=EN}
C {devices/opin.sym} 80 -60 0 0 {name=p50 sig_type=std_logic lab=COMP_P}
C {devices/opin.sym} 80 -40 0 0 {name=p51 sig_type=std_logic lab=COMP_N}
6 changes: 6 additions & 0 deletions xschem/10b_adc.sym
View file
Original file line number Diff line number Diff line change
Expand Up @@ -48,3 +48,9 @@ T {DOUT[0:9]} 125 -104 0 1 0.2 0.2 {}
B 5 147.5 -82.5 152.5 -77.5 {name=CKO sig_type=std_logic dir=out}
L 4 130 -80 150 -80 {}
T {CKO} 125 -84 0 1 0.2 0.2 {}
B 5 147.5 -62.5 152.5 -57.5 {name=COMP_P sig_type=std_logic dir=out}
L 4 130 -60 150 -60 {}
T {COMP_P} 125 -64 0 1 0.2 0.2 {}
B 5 147.5 -42.5 152.5 -37.5 {name=COMP_N sig_type=std_logic dir=out}
L 4 130 -40 150 -40 {}
T {COMP_N} 125 -44 0 1 0.2 0.2 {}
18 changes: 10 additions & 8 deletions xschem/adc_tb.sch
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,15 +6,15 @@ V {}
S {}
E {}
B 2 1110 -540 1910 -140 {flags=graph
y1=-0.38039828
y2=1.980259
y1=0.81299661
y2=0.97521985
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=7.986972e-06
x2=6.1233452e-05
x1=8.4552466e-05
x2=8.8480703e-05
divx=5
subdivx=1
xlabmag=1.0
Expand All @@ -29,7 +29,7 @@ color="9 6 7 12"
node="x1.clks
x1.vcn
x1.vcp
x1.comp_p"
comp_p"
hilight_wave=1}
B 2 1950 -540 2750 -140 {flags=graph
y1=0
Expand All @@ -39,8 +39,8 @@ ypos2=2.5739087
divy=5
subdivy=1
unity=1
x1=7.986972e-06
x2=6.1233452e-05
x1=8.4552466e-05
x2=8.8480703e-05
divx=5
subdivx=1
xlabmag=1.0
Expand Down Expand Up @@ -175,6 +175,8 @@ C {devices/lab_wire.sym} 620 -290 0 0 {name=p26 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 540 -600 0 0 {name=p27 sig_type=std_logic lab=VDDR}
C {devices/lab_wire.sym} 540 -400 0 0 {name=p28 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 540 -520 0 0 {name=p29 sig_type=std_logic lab=EN}
C {devices/vsource.sym} 920 -110 0 0 {name=VCLK1 value="PWL(0 0, 10u 0, 10.01u 1.8)" savecurrent=false}
C {devices/vsource.sym} 920 -110 0 0 {name=VCLK1 value="PWL(0 0, 1u 0, 1.01u 1.8)" savecurrent=false}
C {devices/lab_wire.sym} 920 -140 0 0 {name=p30 sig_type=std_logic lab=EN}
C {devices/lab_wire.sym} 920 -80 2 1 {name=p31 sig_type=std_logic lab=VSSD}
C {devices/lab_wire.sym} 840 -560 0 1 {name=p32 sig_type=std_logic lab=COMP_P}
C {devices/lab_wire.sym} 840 -540 0 1 {name=p33 sig_type=std_logic lab=COMP_N}
122 changes: 36 additions & 86 deletions xschem/cdac_10b.sch
View file
Original file line number Diff line number Diff line change
Expand Up @@ -5,89 +5,39 @@ K {}
V {}
S {}
E {}
C {10b_cap_array.sym} 570 -340 0 0 {name=x1}
C {cdac_sw_16.sym} 570 -450 0 0 {name=x2[0:1]}
C {cdac_sw_16.sym} 570 -570 0 0 {name=x3[0:1]}
C {devices/lab_wire.sym} 420 -610 0 0 {name=p1 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 420 -490 0 0 {name=p2 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 420 -530 0 0 {name=p3 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 420 -410 0 0 {name=p4 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 720 -610 2 0 {name=p5 sig_type=std_logic lab=swp[0:1]}
C {devices/lab_wire.sym} 420 -330 0 0 {name=p6 sig_type=std_logic lab=swp[0:9]}
C {devices/lab_wire.sym} 720 -490 2 0 {name=p7 sig_type=std_logic lab=swn[0:1]}
C {devices/lab_wire.sym} 420 -250 0 0 {name=p8 sig_type=std_logic lab=swn[0:9]}
C {devices/lab_wire.sym} 420 -350 0 0 {name=p9 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 420 -430 0 0 {name=p10 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 420 -550 0 0 {name=p11 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 420 -590 0 0 {name=p12 sig_type=std_logic lab=cf[0:1]}
C {devices/lab_wire.sym} 420 -470 0 0 {name=p13 sig_type=std_logic lab=cf[0:1]}
C {devices/lab_wire.sym} 420 -570 0 0 {name=p14 sig_type=std_logic lab=swp_in[0:1]}
C {devices/lab_wire.sym} 420 -450 0 0 {name=p15 sig_type=std_logic lab=swn_in[0:1]}
C {devices/lab_wire.sym} 720 -350 0 1 {name=p16 sig_type=std_logic lab=vcp}
C {devices/lab_wire.sym} 720 -270 0 1 {name=p17 sig_type=std_logic lab=vcn}
C {devices/ipin.sym} 180 -620 0 0 {name=p18 lab=vdref}
C {devices/ipin.sym} 180 -590 0 0 {name=p19 lab=cf[0:9]}
C {devices/ipin.sym} 180 -560 0 0 {name=p20 lab=swp_in[0:9]}
C {devices/ipin.sym} 180 -530 0 0 {name=p21 lab=swn_in[0:9]}
C {devices/ipin.sym} 180 -500 0 0 {name=p22 lab=vcm}
C {devices/ipin.sym} 180 -470 0 0 {name=p23 lab=vsref}
C {devices/iopin.sym} 160 -440 0 0 {name=p24 lab=vcp}
C {devices/iopin.sym} 160 -410 0 0 {name=p25 lab=vcn}
C {10b_cap_array.sym} 570 -260 0 0 {name=x2}
C {devices/lab_wire.sym} 420 -270 0 0 {name=p27 sig_type=std_logic lab=vcm}
C {cdac_sw_8.sym} 1050 -450 0 0 {name=x1[2:3]}
C {cdac_sw_8.sym} 1050 -570 0 0 {name=x4[2:3]}
C {devices/lab_wire.sym} 900 -610 0 0 {name=p26 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 900 -490 0 0 {name=p28 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 900 -530 0 0 {name=p29 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 900 -410 0 0 {name=p30 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 1200 -610 2 0 {name=p31 sig_type=std_logic lab=swp[2:3]}
C {devices/lab_wire.sym} 1200 -490 2 0 {name=p32 sig_type=std_logic lab=swn[2:3]}
C {devices/lab_wire.sym} 900 -430 0 0 {name=p33 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 900 -550 0 0 {name=p34 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 900 -590 0 0 {name=p35 sig_type=std_logic lab=cf[2:3]}
C {devices/lab_wire.sym} 900 -470 0 0 {name=p36 sig_type=std_logic lab=cf[2:3]}
C {devices/lab_wire.sym} 900 -570 0 0 {name=p37 sig_type=std_logic lab=swp_in[2:3]}
C {devices/lab_wire.sym} 900 -450 0 0 {name=p38 sig_type=std_logic lab=swn_in[2:3]}
C {cdac_sw_4.sym} 1530 -450 0 0 {name=x1[4:5]}
C {cdac_sw_4.sym} 1530 -570 0 0 {name=x6[4:5]}
C {devices/lab_wire.sym} 1380 -610 0 0 {name=p39 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 1380 -490 0 0 {name=p40 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 1380 -530 0 0 {name=p41 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 1380 -410 0 0 {name=p42 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 1680 -610 2 0 {name=p43 sig_type=std_logic lab=swp[4:5]}
C {devices/lab_wire.sym} 1680 -490 2 0 {name=p44 sig_type=std_logic lab=swn[4:5]}
C {devices/lab_wire.sym} 1380 -430 0 0 {name=p45 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1380 -550 0 0 {name=p46 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1380 -590 0 0 {name=p47 sig_type=std_logic lab=cf[4:5]}
C {devices/lab_wire.sym} 1380 -470 0 0 {name=p48 sig_type=std_logic lab=cf[4:5]}
C {devices/lab_wire.sym} 1380 -570 0 0 {name=p49 sig_type=std_logic lab=swp_in[4:5]}
C {devices/lab_wire.sym} 1380 -450 0 0 {name=p50 sig_type=std_logic lab=swn_in[4:5]}
C {cdac_sw_2.sym} 2010 -450 0 0 {name=x1[6:7]}
C {cdac_sw_2.sym} 2010 -570 0 0 {name=x8[6:7]}
C {devices/lab_wire.sym} 1860 -610 0 0 {name=p51 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 1860 -490 0 0 {name=p52 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 1860 -530 0 0 {name=p53 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 1860 -410 0 0 {name=p54 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 2160 -610 2 0 {name=p55 sig_type=std_logic lab=swp[6:7]}
C {devices/lab_wire.sym} 2160 -490 2 0 {name=p56 sig_type=std_logic lab=swn[6:7]}
C {devices/lab_wire.sym} 1860 -430 0 0 {name=p57 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1860 -550 0 0 {name=p58 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 1860 -590 0 0 {name=p59 sig_type=std_logic lab=cf[6:7]}
C {devices/lab_wire.sym} 1860 -470 0 0 {name=p60 sig_type=std_logic lab=cf[6:7]}
C {devices/lab_wire.sym} 1860 -570 0 0 {name=p61 sig_type=std_logic lab=swp_in[6:7]}
C {devices/lab_wire.sym} 1860 -450 0 0 {name=p62 sig_type=std_logic lab=swn_in[6:7]}
C {cdac_sw_1.sym} 2490 -450 0 0 {name=x1[8:9]}
C {cdac_sw_1.sym} 2490 -570 0 0 {name=x10[8:9]}
C {devices/lab_wire.sym} 2340 -610 0 0 {name=p63 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 2340 -490 0 0 {name=p64 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 2340 -530 0 0 {name=p65 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 2340 -410 0 0 {name=p66 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 2640 -610 2 0 {name=p67 sig_type=std_logic lab=swp[8:9]}
C {devices/lab_wire.sym} 2640 -490 2 0 {name=p68 sig_type=std_logic lab=swn[8:9]}
C {devices/lab_wire.sym} 2340 -430 0 0 {name=p69 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 2340 -550 0 0 {name=p70 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 2340 -590 0 0 {name=p71 sig_type=std_logic lab=cf[8:9]}
C {devices/lab_wire.sym} 2340 -470 0 0 {name=p72 sig_type=std_logic lab=cf[8:9]}
C {devices/lab_wire.sym} 2340 -570 0 0 {name=p73 sig_type=std_logic lab=swp_in[8:9]}
C {devices/lab_wire.sym} 2340 -450 0 0 {name=p74 sig_type=std_logic lab=swn_in[8:9]}
C {devices/lab_wire.sym} 360 -310 0 0 {name=p2 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 360 -230 0 0 {name=p3 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 360 -250 0 0 {name=p11 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 360 -290 0 0 {name=p13 sig_type=std_logic lab=cf[0:9]}
C {devices/lab_wire.sym} 360 -270 0 0 {name=p14 sig_type=std_logic lab=swp_in[0:9]}
C {devices/lab_wire.sym} 660 -310 0 1 {name=p16 sig_type=std_logic lab=vcp}
C {devices/lab_wire.sym} 660 -180 0 1 {name=p17 sig_type=std_logic lab=vcn}
C {devices/ipin.sym} 160 -320 0 0 {name=p18 lab=vdref}
C {devices/ipin.sym} 160 -290 0 0 {name=p19 lab=cf[0:9]}
C {devices/ipin.sym} 160 -260 0 0 {name=p20 lab=swp_in[0:9]}
C {devices/ipin.sym} 160 -230 0 0 {name=p21 lab=swn_in[0:9]}
C {devices/ipin.sym} 160 -200 0 0 {name=p22 lab=vcm}
C {devices/ipin.sym} 160 -170 0 0 {name=p23 lab=vsref}
C {devices/iopin.sym} 140 -140 0 0 {name=p24 lab=vcp}
C {devices/iopin.sym} 140 -110 0 0 {name=p25 lab=vcn}
C {single_10b_cdac.sym} 510 -270 0 0 {name=x3}
C {devices/lab_wire.sym} 360 -180 0 0 {name=p5 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 360 -100 0 0 {name=p75 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 360 -120 0 0 {name=p76 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 360 -160 0 0 {name=p77 sig_type=std_logic lab=cf[0:9]}
C {devices/lab_wire.sym} 360 -140 0 0 {name=p78 sig_type=std_logic lab=swn_in[0:9]}
C {single_10b_cdac.sym} 510 -140 0 0 {name=x4}
C {devices/lab_wire.sym} 800 -310 0 0 {name=p1 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 800 -230 0 0 {name=p4 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 800 -250 0 0 {name=p6 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 800 -290 0 0 {name=p7 sig_type=std_logic lab=cf[0:9]}
C {devices/lab_wire.sym} 800 -270 0 0 {name=p8 sig_type=std_logic lab=swp_in[0:9]}
C {devices/lab_wire.sym} 1100 -310 0 1 {name=p9 sig_type=std_logic lab=vcp}
C {devices/lab_wire.sym} 1100 -180 0 1 {name=p10 sig_type=std_logic lab=vcn}
C {single_10b_cdac.sym} 950 -270 0 0 {name=x1}
C {devices/lab_wire.sym} 800 -180 0 0 {name=p12 sig_type=std_logic lab=vdref}
C {devices/lab_wire.sym} 800 -100 0 0 {name=p15 sig_type=std_logic lab=vsref}
C {devices/lab_wire.sym} 800 -120 0 0 {name=p26 sig_type=std_logic lab=vcm}
C {devices/lab_wire.sym} 800 -160 0 0 {name=p27 sig_type=std_logic lab=cf[0:9]}
C {devices/lab_wire.sym} 800 -140 0 0 {name=p28 sig_type=std_logic lab=swn_in[0:9]}
C {single_10b_cdac.sym} 950 -140 0 0 {name=x2}
Loading

0 comments on commit 3f6878b

Please sign in to comment.