Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update to ratified state #222

Merged
merged 2 commits into from
Jul 3, 2024
Merged

Update to ratified state #222

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
ff03d84
Update to ratified state
ved-rivos Jun 29, 2024
bd9938c
remove incorrect note
ved-rivos Jul 3, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
11 changes: 0 additions & 11 deletions src/cfi_backward.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -119,17 +119,6 @@ of as "store/AMO/SS" exceptions, indicating that the trapping instruction is
either a store, an AMO, or a shadow stack instruction.
====

[NOTE]
====
The H (hypervisor) extension specifies that when a guest-page fault is caused by
an implicit memory access of VS-stage address translation, the reported
exception is either a load or store/AMO guest-page fault based not on the
original instruction type but rather on whether the memory access attempted for
VS-stage translation was a read or a write of memory. VS-stage address
translation can thus cause a shadow stack instruction to raise a load
guest-page-fault exception.
====

<<<

=== Zicfiss CSRs
Expand Down
12 changes: 5 additions & 7 deletions src/riscv-cfi.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
= RISC-V Shadow Stacks and Landing Pads
:description: RISC-V Shadow-stack and Landing-pads Task Group
:company: RISC-V.org
:revdate: 03/2024
:revdate: 06/2024
:revnumber: 1.0
:revremark: This document is in Frozen. See http://riscv.org/spec-state for details.
:revremark: This document is in Ratified. See http://riscv.org/spec-state for details.
:url-riscv: http://riscv.org
:doctype: book
:preface-title: Preamble
Expand Down Expand Up @@ -36,12 +36,10 @@ endif::[]
:xrefstyle: short

[WARNING]
.This document is in the link:http://riscv.org/spec-state[Frozen state]
.This document is in the link:http://riscv.org/spec-state[Ratified state]
====
Change is extremely unlikely. A high threshold will be used, and a change will
only occur because of some truly critical issue being identified during the
public review cycle. Any other desired or needed changes can be the subject of a
follow-on new extension.
No changes are allowed. Any desired or needed changes can be the subject of a
follow-on new extension. Ratified extensions are never revised.
====

[preface]
Expand Down
Loading