Skip to content
This repository has been archived by the owner on Dec 19, 2020. It is now read-only.

Smaller fixes and improvements #2

Open
wants to merge 3 commits into
base: master
Choose a base branch
from

Conversation

wallento
Copy link

Hi,

this PR adds some smaller fixes primarily to improve compatibility.

Cheers,
Stefan

Fix help string (ret_stack_size)
File type discovery is sometimes based on the extension. It is
probably good practise to have SystemVerilog files with the .sv
extension.
Currently the types are defined flatly in a definition file, which
needs to be compiled in the compilation unit before the majority of
the modules.

The much cleaner way is to do that in a package and include it at the
proper place so that both ports and the module itself know the types.
@wallento wallento force-pushed the master branch 2 times, most recently from 46f61f5 to 091e09b Compare January 28, 2019 19:03
@wallento
Copy link
Author

Moved the whitespace fix to #4

@tmw-wdc
Copy link
Contributor

tmw-wdc commented Feb 4, 2019

Thank you for your feedback and proposed changes Stefan. Because your PR affects RTL files, the changes will first have to pass through our review and qualification process. This may take a while. Please be patient.

Thanks,
Thomas

@robertgolla
Copy link

We accept all of these changes. We will release these shortly as part of the Swerv 1.1 release.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants