-
Notifications
You must be signed in to change notification settings - Fork 648
Issues: OpenXiangShan/XiangShan
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
D extension instr Bugs to be confirmed
fle.d
bug.
bug report
#3709
opened Oct 10, 2024 by
Donkey-Hao
4 tasks done
dump-wave config: how display structs of sv in vcd wave when use gtkwave
question
Question requiring answer
#3678
opened Sep 29, 2024 by
wyz-icer
5 tasks done
How did Xiangshan achieve 10Mhz uart_16550?
problem
Problem requiring help
#3666
opened Sep 27, 2024 by
LOCKEDGATE
3 tasks done
运行linux.bin对比出错
problem
Problem requiring help
#3654
opened Sep 26, 2024 by
han-jianing
3 tasks done
How Many LUTs Are Required for the FPGA Minimal System of the Xiangshan Processor to Operate Normally?
question
Question requiring answer
#3638
opened Sep 24, 2024 by
Stars-Collector
5 tasks done
Could you please provide the relevant documents for building on the VCU128 FPGA development board?
question
Question requiring answer
#3613
opened Sep 19, 2024 by
Satone7
5 tasks done
Run sudo -s ./setup-tools.sh C++ compiler has problem
problem
Problem requiring help
#3571
opened Sep 13, 2024 by
han-jianing
3 tasks done
no error when make verilog, but no Top.v generated
problem
Problem requiring help
#3530
opened Sep 10, 2024 by
han-jianing
3 tasks done
GPRs modification
question
Question requiring answer
#3466
opened Sep 2, 2024 by
mlabaf2
5 tasks done
About SDCard module
question
Question requiring answer
#3448
opened Aug 30, 2024 by
changekkk
5 tasks done
How to use Xiangshan tutorial for multi-core testing about spec 2006
problem
Problem requiring help
#3446
opened Aug 29, 2024 by
LOCKEDGATE
3 tasks done
About the clock problem in Xiangshan
problem
Problem requiring help
#3415
opened Aug 22, 2024 by
LOCKEDGATE
3 tasks done
wrong address space
problem
Problem requiring help
#3390
opened Aug 16, 2024 by
mlabaf2
3 tasks done
How to debug Xiangshan on FPGA with OpenOCD?
problem
Problem requiring help
#3388
opened Aug 15, 2024 by
x402
3 tasks done
Is there any official OpenSBI version for booting linux on S2C's Prodigy™ S7-19PD Logic System?
problem
Problem requiring help
#3377
opened Aug 14, 2024 by
stwjt
3 tasks done
Is there any tutorial on how to run XiangShan RISC-V Processor on S2C's vu19p?
question
Question requiring answer
#3368
opened Aug 12, 2024 by
yorange1
5 tasks done
Question about emulation of the CHI version
problem
Problem requiring help
#3365
opened Aug 9, 2024 by
spritelzj
3 tasks done
--no-check-comb-loops
question
Question requiring answer
#3306
opened Jul 29, 2024 by
mlabaf2
5 tasks done
How to enable the DebugModule of StandAloneDebugModule with the AXI version
problem
Problem requiring help
#3234
opened Jul 18, 2024 by
biquanha
3 tasks done
rvv-bench: XiangShan performance problems
problem
Problem requiring help
#3200
opened Jul 14, 2024 by
camel-cdr
3 tasks done
In VCS simulation, multi-core simulation of some harts ended prematurely due to incorrect execution of SEQZ instruction
bug report
Bugs to be confirmed
#3084
opened Jun 18, 2024 by
meiqin0
4 tasks done
make verilog NUM_CORES=4 gets error
problem
Problem requiring help
#3072
opened Jun 14, 2024 by
meiqin0
3 tasks done
Previous Next
ProTip!
Adding no:label will show everything without a label.