Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix regex for VHDL component instantiations #990

Open
wants to merge 2 commits into
base: master
Choose a base branch
from

Commits on Feb 29, 2024

  1. Fix regex for VHDL component instantiations

    - Add comments to the multiline regex
    - Extend unittest for vhdl_parser
    Javier Valverde committed Feb 29, 2024
    Configuration menu
    Copy the full SHA
    78f3df0 View commit details
    Browse the repository at this point in the history

Commits on Mar 13, 2024

  1. Modify as suggested

    Javier Valverde committed Mar 13, 2024
    Configuration menu
    Copy the full SHA
    b2a14e7 View commit details
    Browse the repository at this point in the history