Skip to content

Pull requests: VUnit/vunit

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

Add APB verification components
#1070 opened Oct 26, 2024 by c-thaler Loading…
Fix use reference parsing of instantiated packages
#1056 opened Sep 9, 2024 by diedricm Loading…
Fix link to ghdl docker
#1047 opened Aug 2, 2024 by oscargus Loading…
Add SPI verification components
#1041 opened Jul 11, 2024 by n8tlarsen Loading…
Use Paths rather than strings where possible
#1040 opened Jul 11, 2024 by oscargus Loading…
modelsim ini options for GUI mode
#1024 opened May 31, 2024 by alexrayne Loading…
allow use modelsim predefined external libs
#1023 opened May 31, 2024 by alexrayne Loading…
Add axi master
#1017 opened May 13, 2024 by DavidMartinPhios Loading…
VHDL-embedded Python code
#986 opened Jan 16, 2024 by LarsAsplund Draft
sim_if/modelsim: use vmap to find modelsim.ini
#975 opened Nov 7, 2023 by bjornfor Loading…
Add Block Design support for simulation
#962 opened Oct 19, 2023 by SzymonHitachi Loading…
Unaligned addresses with axi_read_slave
#936 opened May 16, 2023 by crdavis12 Loading…
ProTip! Add no:assignee to see everything that’s not assigned.