A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
ECE552: Computer Architecture — Fall 2020.
The design of modules to reduce pipeline Hazards, as well as the MIPS processor architecture. It implements some instruction set, instruction and data memory, 32 general- purpose registers, an Arithmetic Logical Unit (ALU) for basic operation, a forwarding unit and hazards detecting unit.
Pipline MIPS processor implementation on Basys 3 with hazard handling and memory mapped IO.
Add a description, image, and links to the control-hazards topic page so that developers can more easily learn about it.
To associate your repository with the control-hazards topic, visit your repo's landing page and select "manage topics."