Skip to content
This repository has been archived by the owner on Dec 19, 2020. It is now read-only.

Whitespacefix #4

Open
wants to merge 4 commits into
base: master
Choose a base branch
from

Conversation

wallento
Copy link

No description provided.

Fix help string (ret_stack_size)
File type discovery is sometimes based on the extension. It is
probably good practise to have SystemVerilog files with the .sv
extension.
Currently the types are defined flatly in a definition file, which
needs to be compiled in the compilation unit before the majority of
the modules.

The much cleaner way is to do that in a package and include it at the
proper place so that both ports and the module itself know the types.
Remove trailing whitespaces. Many editors remove them automatically or
handle them differently. This makes working with the code much easier.
@wallento
Copy link
Author

As discussed, separated the whitespace fix. Trailing whitespaces will most probably be a permanent pain point in the future as many developer setups (git and editor) will fix those on the fly. I would remove them the earlier the better.

@tmw-wdc
Copy link
Contributor

tmw-wdc commented Feb 4, 2019

Thank you for your feedback and proposed changes Stefan. Because your PR affects RTL files, the changes will first have to pass through our review and qualification process. This may take a while. Please be patient.

Thanks,
Thomas

@robertgolla
Copy link

Decision was made to leave whitespace as it is.

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants