Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

submodule: bump submodule yunsuan, rocket-chip, and ready-to-run #4040

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

NewPaulWalker
Copy link
Contributor

Bump spike ref in ready-to-run

  • spike commit: c7d70452b8aa90631393314f4ad7a0c6f60fd987
  • spike config: CPU=XIANGSHAN

Including:
* feat(difftest): sync FS/VS dirty from DUT to REF.
* feat(rvv): Align XS on whether vector instructions set VS dirty.

Bump nemu ref in ready-to-run

  • NEMU commit: cc72c9aa97dc2504f807191d03c57242da5aaeda
  • NEMU configs:
    • riscv64-xs-ref_defconfig
    • riscv64-dual-xs-ref_defconfig

Including:
* fix(vector): always set vs.dirty when inst may change vector state (#716)
* fix(zvfh): fix sew check for vfmvsf and vfmvfs (#717)
* fix(is_ctrl): set is_ctrl is true when get rtl_priv_jr exec (#718)
* fix(vector): checking frm before execute for vector float instructions (#719)
* feat(difftest): sync FS/VS dirty from DUT(NEMU) to REF(Spike).
* submodule(ready-to-run): Bump spike ref in ready-to-run

… ready-to-run

Bump spike ref in ready-to-run

* spike commit: c7d70452b8aa90631393314f4ad7a0c6f60fd987
* spike config: CPU=XIANGSHAN

Including:
    * feat(difftest): sync FS/VS dirty from DUT to REF.
    * feat(rvv): Align XS on whether vector instructions set VS dirty.

Bump nemu ref in ready-to-run

* NEMU commit: cc72c9aa97dc2504f807191d03c57242da5aaeda
* NEMU configs:
    * riscv64-xs-ref_defconfig
    * riscv64-dual-xs-ref_defconfig

Including:
    * fix(vector): always set vs.dirty when inst may change vector state (OpenXiangShan#716)
    * fix(zvfh): fix sew check for vfmvsf and vfmvfs (OpenXiangShan#717)
    * fix(is_ctrl): set is_ctrl is true when get rtl_priv_jr exec (OpenXiangShan#718)
    * fix(vector): checking frm before execute for vector float instructions (OpenXiangShan#719)
    * feat(difftest): sync FS/VS dirty from DUT(NEMU) to REF(Spike).
    * submodule(ready-to-run): Bump spike ref in ready-to-run
@NewPaulWalker NewPaulWalker marked this pull request as ready for review December 13, 2024 09:17
@XiangShanRobot
Copy link

[Generated by IPC robot]
commit: 90a65c0

commit astar copy_and_run coremark gcc gromacs lbm linux mcf microbench milc namd povray wrf xalancbmk
90a65c0 1.937 0.451 2.697 1.227 2.866 2.462 2.393 0.930 1.425 2.054 3.437 2.718 2.367 3.210

master branch:

commit astar copy_and_run coremark gcc gromacs lbm linux mcf microbench milc namd povray wrf xalancbmk
c7ca40e 1.937 0.451 2.697 1.227 2.866 2.462 2.393 0.930 1.425 2.054 3.437 2.718 2.367 3.210
38d0d7c
8ffb12e
99baa88 1.899 0.450 2.701 1.219 2.833 2.461 2.395 0.921 1.426 2.022 3.432 2.707 2.368 3.227
f346d72 1.899 0.450 2.701 1.219 2.833 2.461 2.395 0.921 1.426 2.022 3.432 2.707 2.368 3.227

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants