Skip to content
Verilog Build and Analysis

Rename verilog-compiler.vhdl to verilog-compiler.yml #3

Sign in to view logs

Rename verilog-compiler.vhdl to verilog-compiler.yml

Rename verilog-compiler.vhdl to verilog-compiler.yml #3

Triggered via pull request October 26, 2023 09:13
@jon011235jon011235
synchronize #9
correcting-stupid-error
Status Failure
Total duration 11m 32s
Artifacts –

verilog-compiler.yml

on: pull_request
build-and-analyze
11m 18s
build-and-analyze
Fit to window
Zoom out
Zoom in

Annotations

1 error
build-and-analyze
Process completed with exit code 1.