Skip to content

Actions: jon011235/MARVIN

Actions

Verilog Build and Analysis

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
3 workflow runs
3 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Rename verilog-compiler.vhdl to verilog-compiler.yml Verilog Build and Analysis #3: Pull request #9 synchronize by jon011235
October 26, 2023 09:13 11m 32s correcting-stupid-error
correcting-stupid-error
October 26, 2023 09:13 11m 32s
Rename verilog-compiler.vhdl to verilog-compiler.yml Verilog Build and Analysis #2: Pull request #9 synchronize by jon011235
October 26, 2023 08:56 8m 8s correcting-stupid-error
correcting-stupid-error
October 26, 2023 08:56 8m 8s
Rename verilog-compiler.vhdl to verilog-compiler.yml Verilog Build and Analysis #1: Pull request #9 synchronize by iJustLeyxo
October 25, 2023 18:58 4m 50s correcting-stupid-error
correcting-stupid-error
October 25, 2023 18:58 4m 50s