Skip to content

Navigation Menu

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

OpenXiangShan / XiangShan Public

Notifications You must be signed in to change notification settings
Fork 673
Star 5k

Code
Issues 58
Pull requests 57
Discussions
Actions
Projects
Wiki
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Discussions
Actions
Projects
Wiki
Security
Insights

Back to pull request #3949

refactor(frontend): prune the least significant bit of PC #9727

Sign in to view logs

Sign in to view logs

refactor(frontend): prune the least significant bit of PC

refactor(frontend): prune the least significant bit of PC #9727

Summary
Jobs
Run details
- Usage
- Workflow file

Usage Workflow file

Generate Verilog

Generate Verilog

succeeded Dec 22, 2024 in 2h 12m 18s

Loading

Re-running jobs...

You can’t perform that action at this time.