Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

power(MemBlock): add static clock gated (tmp Branch for Test) #3716

Draft
wants to merge 11 commits into
base: master
Choose a base branch
from
Draft

power(MemBlock): add static clock gated (tmp Branch for Test) #3716

wants to merge 11 commits into from
+81 −44

Commits on Oct 11, 2024

  1. area(MemBlock): optimise 'exceptionVec' redundant bits for PPA

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    466f2fd View commit details
    Browse the repository at this point in the history

  2. area(MemBlock): optimise 'fuType', the fuType of uop in pipeline is d… 

    …etermined, no need to be stored in the Queue.
    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    c6384e1 View commit details
    Browse the repository at this point in the history

  3. area(VSplit): uop.imm is constant zero when uop is vector, so should … 

    …optimize
    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    a6a9b6a View commit details
    Browse the repository at this point in the history

  4. area(StoreUnit): source from StoreMisalignBuffer don't need store uop… 

    ….imm(32bits), because can use vaddr directly
    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    8b5efbe View commit details
    Browse the repository at this point in the history

  5. area(LoadQueueReplay): optimise exceptionVec(loadAddrMisaligned)

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    194a190 View commit details
    Browse the repository at this point in the history

  6. power(MemBlock): add clockgate for sfence

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    1ece486 View commit details
    Browse the repository at this point in the history

  7. power(LoadPipe): add clockgate for 'io.replace_access.bits.set'

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    5dabc0a View commit details
    Browse the repository at this point in the history

  8. power(L2TLB, TLB): add clockgated for sfence

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    97896fb View commit details
    Browse the repository at this point in the history

  9. power(MisalignBuffer): add clockgate for s2_req use valid

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    948102a View commit details
    Browse the repository at this point in the history

  10. power(LoadUnit): add clockgate for 's3_mmio', 's3_ld_raw_data_frm_unc… 

    …ache'
    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    a959afb View commit details
    Browse the repository at this point in the history

  11. fix(LDU): fix x-value in vcs

    @jin120811
    jin120811 committed Oct 11, 2024
    Configuration menu
    Copy the full SHA
    c953888 View commit details
    Browse the repository at this point in the history